I just made a custom IP in Xilinx it generated a user_logic file which i required in Verilog, but i am having problems changing the code.
I was trying to generate a netlist from a simple Model in simulink. I can run the simulation开发者_运维百科 (usingsysgen).
Is it possible to parameterize a bit-field in verilog? Essentially I want to use a parameter or alternative to define a bit-range. The only way I can think of doing this is with a 开发者_运维技巧`defi
I am trying to convert the input word coming out of the DQPSK Demodulator (Type : UFix2_0) to a serial stream.
I need to transfer video data to and from an FPGA device over PCI in a linux environment. I\'m using a third party PCI master core on the FPGA. So far, I\'ve implemented a simple DMA controller on the
I am trying to reduce the number of logic elements in my vhdl code. I am using quartus II to program a Altera DE2 FPGA开发者_如何学JAVA. Can someone please give some advice on how I can do that ?
I am trying to make a digital clock using VHDL and I want to display the result on the VGA screen. But I am stuck with the idea that how can I convert the integer type into BCD? Because right now I am
I\'m writing a devi开发者_Go百科ce driver for Xilinx Virtex-6 X8 PCI Express Gen 2 Evaluation/Development Kit SX315T FPGA. My OS is openSUSE 11.3 64 bit.
I am building a model which requires me to find the maximum of a set of 8 signals, also find the index of the maximum value.
I would like to take the ceil of the signal in Simulink(Xilinx Library). So, if for instance, the signal value is 1.5, the output would be 2.
加载中,请稍侯......