I did a behavioral simulation of my code, and it works perfectly. The results are as predicted. Whe开发者_开发技巧n I synthesize my code and upload it to a spartan 3e FPGA and try to analyze using chi
I used coregen to develop a divider core. Here are the steps I tried to use that div开发者_如何学运维ider in my design (not sure if its quite correct):
I have a wire that is about 4 levels deep and I really don\'t want the hassle of having to propagate it up the hierarchy. Is there any way to assign the wire using some sort of referencing? I know I c
加载中,请稍侯......