I have a basic 8-bit ALU described in Verilog. I am trying to implement the design, but I am getting error messages:
I\'m trying to implement some very specific behavior of LUTs and slices, written in VHDL for Xilinx Virtex 5 FPGA synthesized using XST tool(s).I don\'t know if I can achieve my behavior by having the
I have a very simple VHDL module, consisting of a few lines of code. The thing is, when I generate the bitstream, I end
Is it possible to program开发者_运维知识库 Microblaze without EDK, on any Xilinx FPGA device ?
What is this error and what am I supposed to look f开发者_如何学Pythonor?I got this error when I had done:
I have this piece of IP that is supposed to be a 32 bits byte addressable memory. But I can\'t make it infer block rams, it is inferring a huge amount of flip flops...
I h开发者_开发知识库ave the following problem when accessing arrays in VHDL: Say I have an array which is not of size 2^n, for example of size 6.
I synthesized a small device to test the block-ram inference. I got a message from XST : The small RAMwill be
I want to use the Xilinx hardware module of the ICAP controller in my own design. This module uses the following library:
how much \"sound inputs\" of high fidelify (128K 44kH) may be made via ordinary FPGA (Xilinx Spartan 3, what-so-ever) without using external开发者_JAVA百科 ADC converters (only voltage-balanced input
加载中,请稍侯......