MAJOR EDIT: Problem was solved after reading Will Dean\'s comment. The original question is below the revised code:
I am trying to reduce the number of logic elements in my vhdl code. I am using quartus II to program a Altera DE2 FPGA开发者_如何学JAVA. Can someone please give some advice on how I can do that ?
This must be the most common problem among people new to VHDL, but I don\'t see what I\'m doing wrong here! This seems to conform to all of the idioms that I\'ve seen on proper state machine design. I
I have big problem because i dont uderstand properly how make my homework. Well i have to make something like this:
We are looking at moving some code into a CPLD or FPGA in order to make it faster. I have worked with Xilinks and their suite of tools before, but for some reason it was decided that we\'d use Altera
I\'m writing my own method to generate a random number with C as follows: int randomNumber(){ int catch = *pCOUNTER;
this question probably wont be explained very well and that\'s because I don\'t really understand what\'s happening in my design.
Good day, I am working on a Stratix III FPGA which contains M9K block memories, the contents of which are conveniently initialised to zero on power-on. This suits my application very well.
Anyone knows good environment to program 开发者_Go百科VHDL and simulate it (don\'t matter Xilinx or Altera) using Linux?You\'re stuck with either vendors tools, which are spotty at best on Linux (thou
I\'m doing programming of a softcore processor, Nios II from Altera, below is the code in one of the tutorial, I manage to get the code working by testing it on the hardware (DE2 board), however, I co
加载中,请稍侯......