IEEE vhdl language reference manual only defined a limited set of standard packages.And it do not defined the functionalities on the standard types,such as STD_LOGIC.So there are no standard AND2, INV
I have an implementation of a Control Unit (UC) in A开发者_StackOverflowHDL, and I\'m supposed to simulate it and see if it works as defined in the correspondent ASM diagram.
加载中,请稍侯......