LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_1164_unsigned.all; ENTITY alu IS PORT (a: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
I have this VHDL code library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL;
In the Designer\'s Guide to VHDL in Chapter 6.2 there is an entity and architecture body for a converter from floating point to fixed point representation. I\'m confused by it
What does it mean to do a negation of a bit vector in VHDL? For example if I have 10100111 which is a bit vector called temp and I do something like temp := no开发者_运维知识库t temp what will my outp
I h开发者_开发知识库ave the following problem when accessing arrays in VHDL: Say I have an array which is not of size 2^n, for example of size 6.
Is it possible to add conditional asignments to a signal from within a \'with select\' block.eg. with state select
I just recently upgraded to Modelsim 10 and when I recompiled all my code, only 30 out of 37 compiled. Those that wouldn\'t compile had a common error
I suddenly realized that there is no Altera Quartus or Xilins ISE or ModelSim on Mac OS X. What do people use to at least simulate VHDL and schematic designs on M开发者_Go百科acs?Try GHDL (alternate
I synthesized a small device to test the block-ram inference. I got a message from XST : The small RAMwill be
I started with VHDL course for beginners a few days ago. I’ve got a code (under) and I’m trying to understand what kind of circuit it shows and how the different steps are functioning.
加载中,请稍侯......