Closed. This question needs to be more focused. It is not currently accepting answers. Want to improve this question? Update the question so it focuses on one problem only by editing this
I\'m having trou开发者_如何学编程ble understanding the algorithm being used in this FPGA circuit.It deals with redundant versus non-redundant number format.I have seen some mathematical (formal) defin
I have a basic 8-bit ALU described in Verilog. I am trying to implement the design, but I am getting error messages:
I\'m trying to implement some very specific behavior of LUTs and slices, written in VHDL for Xilinx Virtex 5 FPGA synthesized using XST tool(s).I don\'t know if I can achieve my behavior by having the
Is it possible to program开发者_运维知识库 Microblaze without EDK, on any Xilinx FPGA device ?
this question probably wont be explained very well and that\'s because I don\'t really understand what\'s happening in my design.
I\'m working with a set of speech processing routines (written in C) meant to be compiled with the mex command on MATLAB. There is this C-function which I\'m interested in accelerating using FPGA.
In the world of the Spartan 3E Fpga the documentatio开发者_JAVA百科n says Most pins can be paired together to form differential I/Os.
Does anyone know a COM which is put on a PCIe card, which has some flash memory, some RAM, JTAG support (or some kind of debugging support), some input ports like USB, perhaps support some output like
I synthesized a small device to test the block-ram inference. I got a message from XST : The small RAMwill be
加载中,请稍侯......