I want to port a small piece of code on ARM Cortex A8 processor. Both L1 cache and L2 cache are very limited. There are 3 arrays in my program. Two of them are sequentially accessed(size> Arra开发者_运
I\'ve seen there is a plenty of them. NCache, Velocity and so fort开发者_运维百科h but I haven\'t found a table comparing them.
When writing simulations my buddy says he likes to try to write the program small enough to fit into cache.Does this have any real meaning?I u开发者_运维知识库nderstand that cache is faster than RAM a
I have a problem.... I\'m writing a data into array in the while-loop. And the point is that I\'m doing it really frequently. It seems to be that this writing is now a bottle-neck in the code. So as i
加载中,请稍侯......