开发者

or_reduce functionality

what is the functionality of "or_reduce" f开发者_开发知识库unction in VHDL ?


crazyscot is quite right. Here's a precis:

It takes a std_logic_vector and returns the result of using the VHDL OR operator to or all the bits together. So if there's a X, Z, U etc in the vector, you'll get the "strongest" of these back.

0

上一篇:

下一篇:

精彩评论

暂无评论...
验证码 换一张
取 消

最新问答

问答排行榜