I am trying to build an ASIC chip with the help of the MOSIS project. (They make it cheaper by combining multiple small project into a single fab). I have a choice between 350nm to 45nm, and everythin
Is there a TAP (Test Anything Protocol) implementation for Verilog?It would be nice because then I could use prove to check my results automatically.
加载中,请稍侯......